Abstract: A new FPGA architecture of the DVB-S2/S2X LDPC FEC encoder with low number of resources consumption is proposed. The encoder is full rate compatible and supports all code rates from ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback